Sign In
Upload
Manuals
Brands
Motorola Manuals
Processor
DSP56367
User Manuals: Motorola DSP56367 Signal Processor
Manuals and User Guides for Motorola DSP56367 Signal Processor. We have
1
Motorola DSP56367 Signal Processor manual available for free PDF download: User Manual
Motorola DSP56367 User Manual (524 pages)
24-Bit Digital Signal Processor
Brand:
Motorola
| Category:
Processor
| Size: 6.25 MB
Table of Contents
Table of Contents
3
Manual Conventions
29
DSP56367 Overview
31
Introduction
31
DSP56300 Core Description
32
DSP56367 Audio Processor Architecture
34
DSP56300 Core Functional Blocks
35
Data ALU
35
Data ALU Registers
36
Multiplier-Accumulator (MAC)
36
Address Generation Unit (AGU)
36
Program Control Unit (PCU)
37
Internal Buses
38
Direct Memory Access (DMA)
39
PLL-Based Clock Oscillator
39
JTAG TAP and Once Module
40
On-Chip Memory
40
Off-Chip Memory Expansion
41
Peripheral Overview
41
Host Interface (HDI08)
42
General Purpose Input/Output (GPIO)
42
Triple Timer (TEC)
43
Enhanced Serial Audio Interface (ESAI)
43
Enhanced Serial Audio Interface 1 (ESAI_1)
43
Serial Host Interface (SHI)
44
Digital Audio Transmitter (DAX)
44
Signal/Connection Descriptions
45
Signal Groupings
45
Power
48
Ground
48
Clock and PLL
49
External Memory Expansion Port (Port A)
50
External Address Bus
50
External Data Bus
50
External Bus Control
50
Interrupt and Mode Control
52
Parallel Host Interface (HDI08)
53
Serial Host Interface
57
Enhanced Serial Audio Interface
59
Enhanced Serial Audio Interface_1
63
SPDIF Transmitter Digital Audio Interface
64
Timer
65
Jtag/Once Interface
65
Section 3 Specifications
67
Thermal Characteristics
68
DC Electrical Characteristics
70
AC Electrical Characteristics
71
Internal Clocks
72
External Clock Operation
73
Phase Lock Loop (PLL) Characteristics
74
Reset, Stop, Mode Select, and Interrupt Timing
75
External Memory Expansion Port (Port A)
83
DRAM Timing
88
Arbitration Timings
111
Parallel Host Interface (HDI08) Timing
112
Serial Host Interface SPI Protocol Timing
121
Programming the Serial Clock
129
Enhanced Serial Audio Interface Timing
132
Digital Audio Transmitter Timing
138
Timer Timing
139
GPIO Timing
140
JTAG Timing
141
Section 4 Design Considerations
143
Electrical Design Considerations
145
Power Consumption Considerations
146
PLL Performance Issues
147
Section 5 Memory Configuration
149
Reserved Memory Spaces
160
External Memory Support
161
Appendix B Equates
162
Appendix C JTAG BSDL
162
Appendix D Programmer's Reference
162
Internal I/O Memory Map
162
Section 6 Core Configuration
167
Operating Mode Register (OMR)
168
Address Tracing Enable (ATE) - Bit 15
169
Operating Modes
171
Interrupt Priority Registers
173
DMA Request Sources
179
PLL Initialization
180
JTAG Identification (ID) Register
181
Section 7 General Purpose Input/Output
185
Port C Signals and Registers
186
Section 8 Host Interface (HDI08)
187
Interface - Host Side
188
HDI08 Host Port Signals
190
HDI08 Block Diagram
191
HDI08 – DSP-Side Programmer's Model
192
Host Transmit Data Register (HOTX)
193
HCR Host Transmit Interrupt Enable (HTIE) Bit 1
194
HCR Reserved Bits 8-15
196
HSR Host Transmit Data Empty (HTDE) Bit 1
197
Host Base Address Register (HBAR)
198
Host Port Control Register (HPCR)
199
HPCR Host Request Enable (HREN) Bit 4
200
HPCR Host Address Strobe Polarity (HASP) Bit 10
201
HPCR Host Chip Select Polarity (HCSP) Bit 13
202
Host Data Register (HDR)
203
Host Interface DSP Core Interrupts
204
HDI08 – External Host Programmer's Model
205
Interface Control Register (ICR)
207
ICR Double Host Request (HDRQ) Bit 2
208
ICR Host Flag 1 (HF1) Bit 4
209
ICR Initialize Bit (INIT) Bit 7
210
Command Vector Register (CVR)
211
ISR Receive Data Register Full (RXDF) Bit 0
212
ISR Host Flag 3 (HF3) Bit 4
213
Receive Byte Registers (RXH:RXM:RXL)
214
Host Side Registers after Reset
215
Servicing the Host Interface
216
Servicing Interrupts
217
Section 9 Serial Host Interface
219
Section 9 Serial Host Interface
220
Serial Host Interface Internal Architecture
220
Characteristics of the SPI Bus
221
SHI Clock Generator
222
SHI Input/Output Shift Register (Iosr)—Host Side
225
SHI Host Transmit Data Register (HTX)—DSP Side
226
SHI Slave Address Register (HSAR)—DSP Side
227
Clock Phase and Polarity (CPHA and Cpol)—Bits 1–0
228
HCKR Prescaler Rate Select (Hrs)—Bit 2
229
HCKR Reserved Bits—Bits 23–14, 11
230
SHI Control/Status Register (HCSR)—DSP Side
231
HCSR FIFO-Enable Control (Hfifo)—Bit 5
232
HCSR Host-Request Enable (Hrqe[1:0])—Bits 8–7
233
HCSR Bus-Error Interrupt Enable (Hbie)—Bit 10
234
HCSR Host Transmit Underrun Error (Htue)—Bit 14
235
Host Receive FIFO Not Empty (Hrne)—Bit 17
236
Characteristics of the I 2 C Bus
237
SHI Programming Considerations
240
SPI Master Mode
241
SHI Operation During DSP Stop
247
Section 10 Enhanced Serial Audio Interface (ESAI)
249
ESAI Data and Control Pins
251
Serial Transmit 3/Receive 2 Data Pin (SDO3/SDI2)
252
Serial Transmit 5/Receive 0 Data Pin (SDO5/SDI0)
253
Transmitter Serial Clock (SCKT)
254
Frame Sync for Receiver (FSR)
255
Frame Sync for Transmitter (FST)
256
ESAI Programming Model
257
TCCR Transmit Prescale Modulus Select (TPM7–TPM0) - Bits 0–7
258
TCCR Transmit Prescaler Range (TPSR) - Bit 8
260
TCCR Tx High Frequency Clock Divider (TFP3-TFP0) - Bits 14–17
261
TCCR Transmit Clock Polarity (TCKP) - Bit 18
262
TCCR Transmit Frame Sync Signal Direction (TFSD) - Bit 22
263
TCR ESAI Transmit 1 Enable (TE1) - Bit 1
264
TCR ESAI Transmit 3 Enable (TE3) - Bit 3
265
TCR ESAI Transmit 5 Enable (TE5) - Bit 5
266
TCR Transmit Frame Sync Relative Timing (TFSR) - Bit 16
272
TCR Transmit Exception Interrupt Enable (TEIE) - Bit 20
273
ESAI Receive Clock Control Register (RCCR)
274
RCCR Receiver Frame Sync Polarity (RFSP) - Bit 19
275
RCCR Receiver High Frequency Clock Polarity (RHCKP) - Bit 20
276
RCCR Receiver High Frequency Clock Direction (RHCKD) - Bit
277
RCR ESAI Receiver 0 Enable (RE0) - Bit 0
278
RCR ESAI Receiver 2 Enable (RE2) - Bit 2
279
RCR Receiver Frame Sync Length (RFSL) - Bit 15
281
RCR Receive Exception Interrupt Enable (REIE) - Bit 20
282
ESAI Common Control Register (SAICR)
283
SAICR Reserved Bits - Bits 3-5, 9-23
284
ESAI Status Register (SAISR)
286
SAISR Reserved Bits - Bits 3-5, 11-12, 18-23
287
SAISR Transmit Frame Sync Flag (TFS) - Bit 13
288
SAISR Transmit Odd-Data Register Empty (TODE) - Bit 17
289
ESAI Receive Shift Registers
292
ESAI Time Slot Register (TSR)
293
Receive Slot Mask Registers (RSMA, RSMB)
294
Operating Modes
296
ESAI Interrupt Requests
297
Operating Modes – Normal, Network, and On-Demand
298
Synchronous/Asynchronous Operating Modes
299
Shift Direction Selection
300
GPIO - Pins and Registers
301
Port C Direction Register (PRRC)
302
Port C Data Register (PDRC)
303
ESAI Initialization Examples
304
Initializing Just the ESAI Receiver Section
305
Section 11 Enhanced Serial Audio Interface 1 (ESAI_1)
307
Section 11 Enhanced Serial Audio Interface 1 (ESAI_1)
309
ESAI_1 Data and Control Pins
309
Serial Transmit 4/Receive 1 Data Pin (SDO4_1/SDI1_1)
310
Frame Sync for Receiver (FSR_1)
311
ESAI_1 Multiplex Control Register (EMUXR)
312
TCCR_1 Tx High Freq. Clock Divider (TFP3-TFP0) - Bits 14–17
313
ESAI_1 Transmit Control Register (TCR_1)
316
RCCR_1 Rx High Freq. Clock Divider (RFP3-RFP0) - Bits 14–17
317
ESAI_1 Common Control Register (SAICR_1)
318
ESAI_1 Receive Shift Registers
319
ESAI_1 Time Slot Register (TSR_1)
320
Receive Slot Mask Registers (RSMA_1, RSMB_1)
321
Operating Modes
322
Port E Direction Register (PRRE)
323
Port E Data Register (PDRE)
324
Section 12 Digital Audio Transmitter
325
DAX Signals
326
DAX Functional Overview
327
DAX Programming Model
328
DAX Internal Architecture
329
DAX Audio Data Buffers (XADBUFA / XADBUFB)
330
DAX Channel a Channel Status (Xca)—Bit 12
331
Audio Data Register Empty Interrupt Enable (Xdie)—Bit 0
332
DAX Status Register (XSTR)
333
XSTR Reserved Bits—Bits 3–23
334
DAX Clock Multiplexer
335
DAX State Machine
336
Audio Data Register Empty Interrupt Handling
337
DAX Operation During Stop
339
Port D Control Register (PCRD)
340
Port D Data Register (PDRD)
341
Section 13 Timer/ Event Counter
343
Individual Timer Block Diagram
344
Timer/Event Counter Programming Model
345
Prescaler Counter
347
TPLR Reserved Bit 23
348
Timer Control/Status Register (TCSR)
349
TCSR Inverter (INV) Bit 8
351
TCSR Timer Reload Mode (TRM) Bit 9
352
TCSR Data Input (DI) Bit 12
353
TCSR Timer Compare Flag (TCF) Bit 21
354
Timer Compare Register (TCPR)
355
Timer Modes
356
Timer Pulse (Mode 1)
357
Timer Toggle (Mode 2)
358
Timer Event Counter (Mode 3)
359
Measurement Accuracy
360
Measurement Input Period (Mode 5)
361
Measurement Capture (Mode 6)
362
Pulse Width Modulation (PWM, Mode 7)
363
Watchdog Modes
364
Watchdog Toggle (Mode 10)
365
Reserved Modes
366
Section 14 Packaging
367
LQFP Package Mechanical Drawing
373
Ordering Drawings
374
A.1 DSP56367 Bootstrap Program
375
D.1 Introduction
433
D.2 Internal I/O Memory Map
434
D.3 Interrupt Vector Addresses
439
D.4 Interrupt Source Priorities (Within an IPL)
442
D.5 Host Interface—Quick Reference
444
D.6 Programming Sheets
447
Appendix F IBIS Model
517
Appendix E Power Consumption Benchmark
517
Appendix F IBIS Model
517
Index
517
Advertisement
Advertisement
Related Products
Motorola DSP96002
Motorola DSP56303
Motorola DSP56305
Motorola DSP56309
motorola DSP56300
Motorola DSP56012
motorola DSP56600
Motorola Freescale Semiconductor DSP56001
Motorola Digital DNA DSP56F807
Motorola DSP56824ADM
Motorola Categories
Cell Phone
Two-Way Radio
Baby Monitor
Cordless Telephone
Radio
More Motorola Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL